This paper focuses on the practical aspects of the realisation of Dickson and Fibonacci charge pumps. Standard Dickson charge pump circuit solution and new Fibonacci charge pump implementation are compared. Both charge pumps were designed and then evaluated by LTspice XVII simulations and realised in a discrete form on printed circuit board (PCB). Finally, the key parameters as the output voltage, efficiency, rise time, variable power supply and clock frequency effects were measured.
INTRODUCTION
Charge pumps are DC/DC converters that produce a voltage higher than supply voltage or a negative voltage. Charge pumps are suitable for a lower value of the output current and take advantage of having no inductive storage elements, whereas, conventional DC/DC converters based on inductors or transformers are more suitable for a higher power. A standard variant of a charge pump is the Dickson charge pump. The Dickson charge pump is efficient, but it produces a relatively small voltage gain. Thus, the Dickson charge pump is useful for lower output to input voltage ratios. A Fibonacci charge pump is a charge pump variant with the voltage gain that is gradually increased over pump stages. On the other hand, the Fibonacci charge pump circuit is more complex than the Dickson charge pump circuit solution.
The Dickson Charge Pump (DCP) is a well-known variant of a charge pump [1] . The schematic diagram is shown in Fig.1 . The design equations for DCP are summarised in [2] .
The differential voltage ∆V between nodes n and n+1 is
, (1) where VS is the voltage swing at each node due to capacitive coupling from the clock [2] , VD is the diode forward voltage.
The optimal value of the voltage swing equals to the amplitude of clock. But the stray capacitance of a node reduces voltage swing [1] as follows
where VS is the voltage swing, CT is the transfer capacitance, CS is the stray capacitance, VCLK is the amplitude of clock. The no-load output voltage applies here according to [1] 
where VO is the no-load output voltage, VIN is the input voltage, N is the number of stages, VS is the voltage swing, VD is the diode forward voltage drop. The equation (3) assumes the no-load output. The effect of the load current is described by [1] (see Fig.2.) .
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where VOUT is the output voltage at load, VO is the no-load output voltage, IOUT is the load current (IOUT ≥ 0), RS is the output series resistance of the charge pump.
Reference [1] defines the output resistance of the charge pump as the dependency on the number of stages N, transfer capacitance CT, stray capacitance CS and clock frequency f
The validity of (5) is limited by the finite resistance of the diodes in use and also the finite output resistance of clock drivers for generating clka and clkb signals [3] . Equation (5) assumes that influence of the resistance of diodes and clock drivers is sufficiently small in the relationship with the equivalent resistance of the transfer capacitors. This condition is usually granted for a low capacitance of the transfer capacitors. But for relatively high values of the transfer capacitance, (5) becomes invalid.
SUBJECT & METHODS
The design of the Dickson charge pump and the Fibonacci charge pump was carried out and evaluated by simulations.
A. DCP design and evaluation
The design rules for DCP are summarised in [2] and illustrated by Fig.3 . We assume these charge pump specifications:
• power supply voltage VIN = 3 V, • the minimal steady-state output voltage VOUT = 30 V at the output current IOUT = 1 mA, • the maximal ripple voltage of the output VR = 15 mV, • the maximal rise time of the output tR = 65 ms. At first, the number of stages of the Dickson charge pump was estimated by (3) and (4) . Ideally, we assume VS = VIN, VD = 0, RS = 0 then the required number of stages is (6) . Thus, the number of stages estimation is N = 9. As it is evident, the number of stages must be increased. We set N = 11.
Secondly, the capacitance of capacitors was calculated from known values of the output voltage and current and required rise time of the output (7) [2] . The calculated value is used for the transfer and load capacitors (C = CT = CL). We calculate C = 2.17 µF and then we set C = 2.2 µF.
where C is the load and transfer capacitance, VOUT, IOUT, tR are the voltage, current, and rise time of the output.
As the third step, the clock frequency was calculated from known values of the output current, output ripple voltage, and load capacitance (8) [1] . We calculate f = 30.3 kHz and then we set f = 33 kHz.
where f is the clock frequency, IOUT is the output current, VR is the ripple voltage of the output, CL is the load capacitance.
Finally, we select the transistors and diodes. All design parameters are listed in Table 1 . 
where N is the number of stages, Fn is the Fibonacci number of the nth order (F1 = 1, F2 = 1, for n ≥ 3: Fn = Fn-1 + Fn-2).
The effect of the load current is similar as in DCP and it is described in Fig.2 . and by the equation (4) . The output series resistance of FCP is discussed in [6] .
C. Proposed FCP realisation
For a given case according to Table 1 ., the number of FCP stages must be set to N = 5, because the ideal no-load output voltage for the 5-stage FCP is VO = 39 V. A lower value of the number of stages is not sufficient (e.g. for N = 4 the noload output voltage is VO = 24 V only) because the required output voltage at the load is 30 V minimally. The values and types of devices according to Table 1 . are unchanged for FCP realisation. Thus, we can compare key parameters of DCP versus FCP.
Realisation of the Fibonacci charge pump is more complicated than the Dickson charge pump circuit solution.
The key problem is that FCP uses two floating switches for each stage. For the first stage from Fig.5 . these switches are marked as 1 and 2. The switch #1 can be realised as a diode, but the switch #2 must be realised as a transistor. This high-side switch must be realised as a PMOS transistor. This solution is more suitable than driving an NMOS high-side switch. The switch #3 can be realised as an NMOS transistor that works as a low-side switch. To summarise, the switches for the first stage are realised by diode D1 (switch #1), transistor M1b (switch #2) and transistor M1a (switch #3), see Fig.6 .
The second problem of FCP realisation is generating of a driving signal for the switches #2 and #3 for the next stage. A driver for the next stage must be supplied from the output of a current stage and inverts a clock signal to the next stage. The optimal solution of this problem is an auxiliary inverter [7] that is supplied from the output of a current stage and driven from the clock signal of a current stage. This inverter generates inverted and voltage shifted clock signal for the next stage. For example, the second stage of FCP is driven by inverter M1c, M1d, see Fig.6 .
The presence of the auxiliary inverter implies the fact that a shoot-through current arises. The intermediate nodes are discharged by this shoot-through current. Thus, the power consumption is increased. This problem may be solved by a more complex architecture of the inverter with an auxiliary current limiter.
The second problem of the implemented auxiliary inverter is the propagation delay. The propagation delay of inverters is gradually increased from the input to the output of the charge pump. The timing discrepancy between the stages may cause a loss of a charge. Thus, the clock period should be set sufficiently long related to this propagation delay.
Proposed new circuit solution of FCP according to Fig.6 . was verified by simulation in LTspice XVII. Results from simulations are the output no-load voltage VO = 35.00 V, output voltage VOUT = 33.14 V at load (IOUT = 1 mA), rise time of the output tR = 17.37 ms, and ripple voltage of the output VR = 7.24 mV (p-p).
The question of an optimal value of the clock frequency is very important in a relationship with the above-mentioned influence of the shoot-through current. The capacitance C = 2.2 µF and the frequency f = 33 kHz calculated from (7) and (8) were used as a reference design. Both these parameters were proportionally changed to values: C = 1 µF and f = 73.3 kHz, C = 4.7 µF and f = 15.6 kHz, C = 10 µF and f = 7.33 kHz. The simulation results are presented in Fig.7 . The increase of the clock frequency by two times approx. to f = 73.3 kHz causes a significant decrease of the efficiency at low values of the output current, whereas, the clock frequency decrease causes the efficiency boosting. The reference design (C = 2.2 µF and f = 33 kHz) was used as a compromise between the efficiency and capacitors values.
MEASUREMENT PROCEDURE AND RESULTS
Proposed 11-stage Dickson charge pump (see Fig.4 .) and 5-stage Fibonacci charge pump (see Fig.6 .) were realised from discrete devices that are listed in Table 1 . The realised PCBs contain five terminals for connecting the input voltage VIN, output voltage VOUT, GND (ground), and the clock signal (see Fig.8.) . The key parameters of both charge pumps were measured by the circuit according to Fig.9 . The ammeters A1 and A2 measure the input and output currents. The input current corresponds to the consumed current, and the output current corresponds to the current of a load. The voltmeters V1 and V2 measure the input and output voltage. The used voltmeters had input resistances 20 MΩ.
We compensated a voltage drop of the ammeter A1 in the time of the measurement. Thus, the input voltage was regulated to value VIN = 3 V accurately. The clock generator produced a square wave signal with frequency 33 kHz and voltage swing 0 to 3 V. The FCP propagation delay from the clock input to the clock output of the last inverter (M4c, M4d, see Fig.6 .) was 76 ns by the maximum. Thus, the measured value of the propagation delay is sufficiently small in comparison with the clock signal period (for frequency 33 kHz we get period 30 µs approx.).
A. Output voltage vs. output current
The output voltage vs. output current characteristic is a relationship between the output voltage and the corresponding output current. The measured and simulated characteristics for the 11-order DCP and the 5-order FCP are shown in Fig.10 . The measured characteristic of the 11-order DCP contains a region with negative differential resistance around IOUT = 5.3 mA (Fig.10., Fig.11., Fig.12., Fig.14., Fig.16.) . This effect is caused by simplified construction of DCP clock drivers (see Fig.4 .). The used clock drivers (inverters) are loaded by a relatively high capacitance and have not enough driving capacity. Moreover, the first inverter M1, M2 drives the second inverter M3, M4. The total load of the first inverter caused a significant increase of rising and falling edges of clka and decrease of the clka magnitude. Thus, the second inverter is not optimally driven. The described effect dominates especially at a higher value of the output current. Notice that due to the usage of discrete components, there was a slightly limited choice among MOS transistors. The inverters in the FIB pump are even a bit stronger than what is needed. On the other hand, adding more buffers to the DCP would penalize the efficiency of DCP -therefore we keep the DCP pump for simplicity as it is.
The difference between simulated and measured results is relatively high. This effect is predominantly caused by the threshold voltage variability of used transistors and diodes. The used transistors and diodes have a lower value of the threshold voltage than the value defined in simulated models.
The output series resistance RS for the output current IOUT = 1 mA can be calculated by [8] 
B. Efficiency vs. output current
The efficiency of both charge pumps is calculated as the average output power to average input power ratio. The average value of the power is defined by [8] 
where P is the average value of the power, T is the period, v(t), i(t) are the voltage and current.
The used ammeters measure the average value of a current [9] , and the input and output voltage in the steady-state are close to DC. Thus, the calculation of power can be simplified to form (12).
where V is the DC voltage, I is the average value of the current.
We calculated the efficiency by (13) The measured and simulated characteristics η = f(IOUT) for the 11-order DCP and the 5-order FCP are shown in Fig.11 .
The difference between simulated and measured results was caused by the threshold voltage variability of used transistors and diodes, again. The measured efficiency of FCP is higher than DCP over the all observed range of the output current. Fig.11 . Efficiency vs. output current.
C. Output voltage and efficiency vs. output current for various input voltages
The line regulation is an important characteristic of a charge pump. This characteristic corresponds to decreasing voltage of a system powered by batteries that are gradually discharged. The input voltage VIN was regulated to values 2.8 V, 2.9 V, and 3 V accurately. Simultaneously, the amplitude of clock was set to the same value as the input voltage. The load was set to RL = 30 kΩ.
The resulting characteristics from Fig.12. show that the output voltage of DCP is higher than the required value VOUT = 30 V at load RL = 30 kΩ. These values are 31.1 V, 31.7 V, 32.9 V. 
D. Output voltage and efficiency vs. output current for various clock frequencies
The clock frequency was subsequently set to values 10 kHz, 33 kHz, and 100 kHz.
The 11-stage DCP produced the output voltage at load RL = 30 kΩ, VOUT = 32.6 V, 32.9 V, 33.1 V for clock frequency 10 kHz, 33 kHz, and 100 kHz. Thus, the DCP conforms to the required value of the output voltage VOUT = 30 V at the output current IOUT = 1 mA.
The 5-stage FCP produced the output voltage at load RL = 30 kΩ, VOUT = 27.2 V, 33.8 V, 30.1 V for clock frequency 10 kHz, 33 kHz, and 100 kHz. Thus, the FCP conforms to the required value of the output voltage VOUT = 30 V at the output current IOUT = 1 mA except clock frequency 10 kHz.
The resulting efficiency characteristics of DCP from Fig.16 . show that the efficiency for lower values of the output current is independent of the value of the clock frequency. These characteristics are very similar up to the output current IOUT = 2 mA. The resulting efficiency characteristics of FCP from Fig.17 . show that the value of optimal clock frequency is 33 kHz. The efficiency is strongly dependent on frequency. At the lower frequencies, the FCP generates a lower output voltage. Thus, the efficiency has a lower value too (13). At the higher frequencies, the cross current of internal FCP inverters is increased. Thus, the input consumed current is increased too. The result is a lower value of the efficiency (13). 
E. Rise time measurement
The ramp of the output voltage was recorded by a digital oscilloscope in the arrangement depicted in Fig.18 . The channel 1 was connected to the input and used as a synchronization source. The channel 2 was used for scanning of the output. The oscilloscope was configured for triggering by channel 1 and for a single shot. The oscilloscope recorded the ramp of the output voltage after closing the switch S. 
RESULTS
The key parameters of the 11-stage Dickson charge pump and 5-stage Fibonacci charge pump are summarised and compared in Table 2 . DCP11sim, DCP11meas mean the results from simulation or measurement of DCP, FCP5sim, FCP5meas mean the results from simulation or measurement of FCP, VIN, VOUT are the input and output voltages, f is the clock frequency, RL is the load resistance, η is the efficiency, RS is the output series resistance for output current 1 mA, tR is the rise time of the output, VRp-p is the peek-to-peek ripple voltage of the output, and NC, ND, NT are the required number of capacitors, diodes, and transistors.
Compared to DCP, the extra costs on FIB could potentially allow making a high-performance CP eliminating effectively the number of capacitors in the design. Notice that low loss capacitors could be expensive components. This fact, together with a limited number of low loss capacitors, tends to achieve much higher efficiency. 
CONCLUSION
In this article, a circuit solution compact implementation of the Fibonacci pump was presented, including the detailed design procedure considering an improved clock buffer scheme.
The key parameters of the Dickson charge pump and the Fibonacci charge pump were simulated and then measured. Some differences between simulations a measurement are evoked by a variability of parameters of used devices. E.g. The realised Fibonacci charge pump has higher values of the efficiency and output voltage than the Dickson charge pump. The Fibonacci charge pump is suitable for a higher value of the voltage gain and requires more transistors than the Dickson charge pump. But the number of used diodes and capacitors for the Fibonacci charge pump is lower than for the Dickson charge pump. The Fibonacci pump concept is especially attractive to the pumps realised by discrete components, as the voltage gain for an intermediate number of stages is high. On the other hand, this charge pump type is not so suitable for integration into ASICs, because its sensitivity for on-chip parasitics is higher than e.g. for the Dickson-based architectures.
The measured parameters verify a possibility of the realisation of the Dickson and the Fibonacci charge pump in its discrete form. In the next period, the issue of the clock drivers for DCP will be resolved. The driving capability will be increased by splitting capacitors into sections. Each section will be driven by a separate clock driver. The FCP will be then extended by an auxiliary current limiter for the inverter in each stage. Other types of transistors with a lower threshold voltage will be finally used.
